High-level synthesis operates on internal models known as control/data flow graphs CDFG) and produces a registerfor a given schedule. For high-level synthesis to be efficient it has to estimate the effect that a given algorithmic decision (e.g., scheduling, allocation) will have on the final hardware implementation (after logic synthesis). Currently, this effect cannot be measured accurately because the CDFGs are very distinct from the RTL/gate-level models used by logic synthesis, precluding interaction between high-level and logic synthesis. This paper presents a solution to this problem consisting of a novel internal model for synthesis which spans the domains of high-level and logic synthesis. This model is an RTL/gate-level network capable of representing all possible schedules that a given behavior may assume. This representation allows high-level synthesis algorithms to be formulated as logic transformations and effectively interleaved with logic synthesis.
Introduction
High-level synthesis (HLS) is the process which maps a behavioral hardware-description language specification into an RTL network. In most methodologies, this RTL network is then submitted to logic synthesis for gate-level optimization which attempts to produce a design satisfyin certain area and delay constraints. Clearly the quality of tfte final result depends on the quality of the two tools.
In order to produce an efficient RTL network, HLS has to estimate or compute the effect that a given high-level algorithmic decision will have on the final gate-level network. This effect is translated into costs (usually based on the number of states and number of resources) which are used in most HLS algorithms, such as scheduling, allocation and resource sharing (e.g., [I, 21). These cost metrics give a rough indication of the complexity and performance of the finite-state machine (FSM) and datapath area of the final design. However, they almost completely ignore important aspects such as the size and delay of the control logic, multiplexers and registers. The inaccuracy of these costs makes it impossible for any scheduling, allocation or resource sharing algorithm to produce optimal results (as measured in the quality of the final hardware).
The main problem in computing these costs accurately is that the internal model in which HLS operates is too distinct from the final RTL network. In all HLS systems, this internal model is the Control and Data Flow graph [3, 41, which is basically a more structured representation of the parse-tree generated by the language parser.
Permission to make digital or hard copies of all or part of this work for personal or classmm use is granted without fee provided that copies are not made or dishib uted for profit or commercial advantage and that copies bear this notice and the full citation on the first page. To copy otherwise, to rrpublish, to post on servers or to redistribute to lists, requires prior specific permission and/or a fee. A CDFG represents the specification of the design at a very different level than the final hardware implementation. Although the CDFG may contain edges and nodes representing values and hardware operators such as adders and subtracters, it usually does not contains any explicit specification of the multiplexers and control logic required by the implement ation.
The final implementation (and cost) of a given CDFG node/edge is not really known until after HLS or even after logic synthesis, making it very difficult to measure hardware costs accurately during HLS. The main reason is that these costs are computed on a representation that is closer to the language level than it is to the hardware level that it is trying to measure. Moreover, the fact that HLS and logic synthesis operate on different representations makes it very inefficient for the two domains to interact. This paper presents a novel internal representation for high-level synthesis -called Behavioral Network Graph (BNG) -which solves the problems described above. This representation is an RTL/Gate-level network which can represent complete unscheduled behavioral descriptions. The problem in representing unscheduled behaviors using RTL networks is primarily the determination of the states. In an RTL network the states are the registers and their number and transition relations are known. In a behavioral description, the states are not known a priori. An unscheduled behavior may be mapped into multiple RTL networks. The scheduling task in HLS determines this mapping by placing operations (from the CDFG) into controller states. This defines both the FSM states as well as the datapath states registers). Hence, the question is how can using an RTL network where all registers need to be predefined. This paper presents a solution to this problem which consists of an RTL network that can represent all possible schedules that a given unscheduled behavioral specification can assume. Another goal of this work is to create an unambiguous representation of a given behavior. The representation described in this paper addresses this problem by representing behaviors using a logic network, thus allowing boolean algebra to be used in synthesizing the behavior. Although not part of this paper, this representation allows high-level synthesis algorithms, such as scheduling and allocation to be formulated in terms of logic transformations (similar to existing logic synthesis systems [5, 6, 7] ), thus effectively unifying the behavioral and logical domains. To the best of the author's knowledge, this is the first work that demonstrates that behavioral and logical domains can be represented as a single RTL/gate-level model. one represent a 6 ehavior, where the states are unknown,
High-Level Synthesis Background
The system proposed in this paper is organized as shown in Figure 1 . The CDFG is used as an extended parse tree, representing the same semantics as in the hardware language. Besides the compiler-like optimizations, the CDFG can also be submitted to certain domain-specific transformations such as reordering for parallelism extraction [8] . After these transformations, the order of operations in the CDFG is considered to be fixed. The next step is the mapping of this fixed-order CDFG into the BNG representation, which is an RTL/Gate-level representation of all possible schedules that the fixed-order CDFG can assume.
The tasks of schedulin , allocation and resource sharing are performed on the B N 8 . Since it is a logic-level representation, one can also perform logic transformations and static timing analysis on the design in order to evaluate accurately the costs involved during high-level synthesis. After these tasks, the BNG itself represents the final RTL/Gate-level network.
Control and Data Flow Graphs
This work uses a CDFG similar to [4] consisting of separate control-flow and data-flow graphs. Figure 2 shows a simple VHDL description and the corresponding CFG and DFG. This example will be used throughout this paper.
This VHDL description can be synthesized in different ways by HLS, ranging from a solution where no states are inserted (i.e., the description is treated as an RTL specification) to a solution where several states are created by scheduhng to satisfy certain constraints (i.e., it is treated as a behavioral specification). The BNG representation presented here allows the full range of schedules to be modeled.
Data-Flow Analysis
An essential step in language-based synthesis is data-flow analysis (DFA) [9] . Given that data-flow analysis is essential for the BNG generation algorithm, it is important that its main concepts be reviewed here.
DFA is a technique for computing the definition-use or lifetime of a given value. A value is defined as any assignment to a language variable, and two assignments to the same variable count as two values. In VHDL terms, values are defined as any assignment to variables and signals.
DFA computes the exact path in the CFG where a given value is defined, alive and used for the last time. In Figure 2(b) , for example, the value assigned to variable A in operation OS is alive at operations OS, Os! 010, 0 1 2 , 0 1 9 , 0 1 4 , 0 1 6 , 0 1 6 , and continues to be alive in the following iteration of the graph (through the feedback edge). This value is not alive at operation 0 1 1 because it assigns a new value to A, thus terminating the lifetime of the previous value along that path.
The lifetimes of values determine the possible interconnections between operations that create a value and those using the value. --01 
Scheduling Basics
Scheduling decides the controller states in which the CDFG operations will be executed, and indirectly determines the values that will need to be stored in registers. To be able to handle general types of designs it is important that scheduling algorithms be able to handle control and data-flow operations efficiently. This requires a full analysis of all paths in the control-flow graph -such algorithms are called control-flow-based schedulers (e.g., 10, 11, 121). The CFGs considered in this work are gener al , including conditional operations, loops and non-series-parallel topologies.
Scheduling a CFG implies finding places in the graph where states are going to start and end. The term state-cut will be used hereafter to denote these places. In Figure 2 There is an implied assumption that the first node in the L k FG is also the initial state, which is similar to say that the feedback edge going into the first node has an implicit state-cut .
Each state-cut has direct implications on the storage elements and interconnections in the datapath. When a statecut is placed inside the lifetime interval of a value (as computed by DFA), it forces that value to be stored in a register since its definition is in one state and its use in another. A value that is used as input to an operation may come directly from the operation creating the value, if there is no state-cut between the two operations, or from a register storing the It is clear that the positions of the state-cuts determine the basic control and datapath logic. Hence, for the BNG to represent all schedules, it needs to encompass the different hardware configurations for different choices of state-cuts .
Behavioral Network Graph
The Behavioral Network Graph is an RTL/gate-level representation of a behavioral specification. The BNG uses the CFG as a starting point for creating a logic network representing the FSMs for all possible schedules. It uses the DFG and the results of data-flow analysis to create a logic network representing the datapaths for all schedules (prior to resource sharing and logic optimizations). This is accomplished by the use of special logic gates called State-Value Node, Register-Value Node and Current-Value Node.
The algorithms describing the generation of the control and data parts of the BNG are given in the next sections.
Control BNG
As shown in Figure 3 , each state-cut creates a new state starting at the succeeding operation, hence there is a direct correspondence between state-cuts and registers in the onehot encoded FSM. State-cuts can be placed at any CFG edge.
Let SC; -denoted state-cut variable-be a variable associated with each predecessor edge of control-flow node i. This variable can assume values 0 and 1 depending on whether a state-cut is placed at node i (i.e., on the control-flow edge preceeding node i). If a control-flow node has multiple predecessor edges then state-cut variables SC;,, SC;b,.., are associated with each predecessor edge.
The State-Value Node ( S T N ) is a logic structure which represents the choice of either having or not having a statecut on a particular control-flow edge. The S T N is a switch which can choose between storing the input value, or passing it through the output immediately, controlled by a state-cut variable. The logic for a S T N is given in Figure 4 .
If SC; is 0 (no state-cut on edge), the S T N simplifies to a wire, thus not enforcing a new state. If SC; is 1 (there is a state-cut ), the S T N simplifies to a register, thus enforcing a state transition.
In the BNG representing all possible schedules, SCi is a variable. Once the schedule is fixed, the SC; for each control-flow edge is set to 0 or 1, and the network can then be simplified by means of constant propagation.
The algorithm for Control BNG generation uses the CFG as input and consists of the following steps: 1.
Traverse the CFG and associate a SC; variable with 
.
For join nodes, create a State-Value node STNir for each predecessor edge and connect all S T N ; nets to a single OR gate. The output of the OR gate is caded net S T N i .
4.
For nodes with multiple successor edges (fork nodes), create a State-Value node S T N ; and connect its output net to as many A N D gates as successor edges. Each A N D gate has two inputs: the first input is net S T N ; (for the fork node) and the other input is a net representing the condition on the corresponding successor edge. This condition net may be a primary input or a net coming from the data- variables corresponding to the chosen state-cuts to 1 and all other to 0. Hence, variables SCO (for the initial state), SCs, SCE, and SCl4b should be set to 1. After constant propagation, the BNG is simphfied to the network shown in Figure 5 (b), which is logically equivalent to the FSM in Figyk%' !h; nets. are the controlling conditions of all operations in the CFG. When a net S T N , is 1 it means that operation i is active (i.e., being executed). After scheduling is set and the Control BNG simplifies to a single FSM, several S T N ; nets may become the same net, which simply means that the corresponding operations are all scheduled in the same state.
In order to evaluate the FSMs for different schedules, one has only to assign values to all SC; variables, propagate the constants and evaluate the logic. All of which can be done with simple logic transformations. This process results in a one-hot encoded FSM, which can be further optimized by means of state-encoding and state minimization.
Data BNG
The Data BNG is composed of gates representing registers, operators and interconnections, as well as the required control signals. Prior to fixing the schedule, it is unknown whether a value will become a register and therefore it is impossible to derive the final interconnections. As mentioned in Section 2.3, the positions of the state-cuts determine the FSM states as well as the values in the DFG that need to A few definitions are required at this point. Let P = {O;, Oj, ..., Om}, be a path in the CFG containing operations O;,Oj, ..., Om such that they are all connected in sequence by control-flow edges (possibly including conditional edges). Given such a path, one can define the following conditions:
Path-Closing Condition -PCC(P) -is the condition under which all operations in the path P are scheduled and executed in the same state.
Path-Breaking Condition -P B C ( P ) -is the condition
under which the first operation in P , 0; is not scheduled and executed in the same state as the last operation Om. tions connected to a register-value node are false, it means that no register is needed for the corresponding variable and the R V N gate can be deleted. The interconnections between datapath elements are also dependent on the schedule. Consider, for example, operation 0 1 2 in Figure 2 (b) which uses variable B as input. If the design is synthesized without any state-cuts, all the assignments to B (from operations 00,02,01,0,) are alive at operation 0 1 2 and none of the corresponding path-closang conditions is false (since all SC; variables are zero). This means that these values may be used by operation 0 1 2 in the same state in which they are created; therefore, they will need to be multiplexed. If, however, a state-cutis placed between operations 0 9 and 0 1 0 then all these values will be stored in a register (for B ) and its output will be connected to the input of operation 0 1 2 . This is the case when all path-closing conditions are false.
Given a variable x used as input to operation Oil the interconnection structure selecting a value for x under all possible schedules will depend on: (1) all values assigned to x and alive at operation O;, and ( 2 ) the path-closing conditions for the live-paths from all assignment operations to 0;. The logic element implementing such a structure is called the Current-Value Node for variable z at operation Oj ( C V N , , o , ) . It consists basically of a Selector gate After the scheduling is fixed, if all I? oad-Enable condimultiplexing among all assignment values plus the registervalue node for the variable. The register-value node is necessary for the case where none of the assignment operations is scheduled in the same state as O;, in which case the register is used. Figure 7(a) The last element required in the Data BNG is the Operator Node which implements a DFG operation. Operators can be anything from multibit adders and multipliers to logic gates. Conditional operations (e.g., If, Case statements) are implemented as decoders whose outputs are connected to the Control BNG. Initially, there is a one-to-one mapping between DFG operations and BNG operators. This mapping can be later modified by resource sharing and binding.
A Complete BNG Example
This section illustrates the logic simplification process that transforms a BNG into a fixed RTL structure once scheduling is defined. This process consists of constant propagation, elimination of disconnected gates and simple logic optimization.
As an example, consider the same schedule as used in Section 2.3, that is, state-cuts are placed between operations 
Datapath simplification
When propagating the constant SC; values through the Register-Value and Current-Value nodes, some of the loadenable and select signals may become 0. In such cases, the corresponding input is disconnected and the selector gate simplified. The resulting RTL structure, after simplifying the Data BNG, is shown in Figure 8 .
After control and data simplification, the final BGN represents the complete RTL design and, although extensive logic optimizations have not yet been performed, area and delay can be measured with reasonable accuracy and used to determine the quality of the schedule.
BNG-based Algorithms
The existence of the Behavioral Network Graph -an RTL network representing all possible schedules -allows a number of new algorithms and research avenues to be explored. This section discusses some of these approaches.
Merging High-Level and Logic Synthesis:
The use of the BNG allows high-level synthesis, specifically scheduling, allocations and resource sharing, to be formulated as a series of logic transformations, similar to logic synthesis. In addition it allows high-level and logic transformations to be interleaved. At each step, the BNG can be evaluated and a decision can be made on whether the transformations are accepted or reverted.
For example, prior to scheduling, one can perform static timing analysis on the whole BNG to determine the worst possible cycle time. A transformation can then gradually set selected SC; variables to 1 (which effectively inserts registers in the path) and recompute the delays, until the cycle time is acceptable. At the same time, logic transformations may be used to optimize portions of the logic, which may decrease the delays and lead to a different scheduling solution. The scope for design space exploration becomes much larger and more accurate. The BNG represents the complete control and datapath for all possible schedules. Even prior to scheduling, an analysis of the BNG can reveal the worst case multiplexers that may be needed at the inputs of registers and operators. Based on that, algorithms can select a specific scheduling or resource sharing solution to minimize the size of a given multiplexer.
Suppose, for example, that the adder at operation 0 1 6 in Figure 2 b) has a delay just under the target cycle time.
at each input, selecting the possible values of A and B (see The BNG comprises the union of all sets of registers (both control and data) required by all schedules. Thus it represents a super state-machine which is the union of all state machines for all schedules. Given an initial state in the BNG and a corresponding state in the final FSM (for any given schedule), it can be formally proven that for any infinite sequence of states in the FSM there exists a matching sequence of states in the BNG.
Direct Mapping for RTL descriptions:
The BNG can be used for mapping an RTL hardware description directly into a logic network. An RTL hardware description (in VHDL or Verilog) is considered here to represent a design where scheduling is not needed. The description may contain one or more states explicitly declared as "wait until not clock'stable and clock='l ';"statements. Synthesis, in this case, still requires FSM generation (based on the predefined states), register inference, control and dataThe BNG s 6 ows that the adder has a 5-input selector gate the design. L ence, the complete synthesis problem can be path generation.
The BNG can be transformed into the final RTL network by simply setting the state-cut variables corresponding to the position of the WAITstatements to 1, and all other SC; variables to 0, and applying constant propagation.
Conclusions
This paper presented the Behavioral Network Graph -a novel internal representation for high-level synthesis which effective bridges the gap between high-level and logic synthesis. The BNG is an RTL/gate-level network which represents all possible schedules that a behavioral specification can assume. Using the BNG, high-level synthesis algorithms can accurately evaluate the effect of high-level decisions on the final hardware and perform efficient design-space exploration. The advent of the BNG makes it possible a number of new research avenues, including the merging of highlevel and logic synthesis, and high-level formal verification. A simplified version of these algorithms have been implemented in the Haasynth system in IBM and examples with thousands of operations have been successfully synthesized.
